STM32MP1 ldrex/strex support between A7 and M4 cores.
Hi,I'm searching any information about how exclusive access (LDREX / STREX instructions) is implemented in STM32MP157 silicon. Unfortunately, it seems that ST assumes that this information is obvious.Based on ARM documentation, the synchronization is...