Resolved! About the SRAM4 access size from M4 and A7 cores
Many thanks for your help!Currently, we are using the SRAM4 memory as a shared RAM mapped between the M4 and the A7 cores. We have a Linux application that writes full 32bit values from the A7 core, as in the following snippet: *(volatile uint32_t...