STM32 MPUs products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32MP1 - Bare metal on A7

Hi,I have a current project using the M7 that I need to port over to the A7. The goal is to be running bare-metal code on the A7, like we are on the M7. Currently, I am following this open source guide to run bare-metal on the A7 and it seems to work...

mkurtz by Associate II
  • 1091 Views
  • 6 replies
  • 0 kudos

STM32MPU ecosystem release V4.1.0 is online !

STM32MPU ecosystem release V4.1.0 is online !Dear STM32 MPU Community, We are please to announce that New MP1 Ecosystem V4.1.0 is available.It contains :openstlinux-5.15-yocto-kirkstone-mp1-v22.11.23 - UpdatedSTM32CubeMP1-v1.6.0STM32CubeIDE-v1.11.0 -...

Building and Deploying OP-TEE for 1st Time.

Hello,while building OP-TEE I encountered one error:Set the ROOT directory " export FIP_DEPLOYDIR_ROOT=$PWD/../../FIP_artifacts"make -f $PWD/../Makefile.sdk CFG_EMBED_DTB_SOURCE_FILE=stm32mp157a-dk1 allERROR:make[1]: Entering directory /developer-pac...

AKuma.46 by Associate II
  • 438 Views
  • 1 replies
  • 0 kudos

Hi, i am using stm32mp157c in my product.so when the CAN interrupt is invoked after that the Button Interrupt stop working.both device tree nodes are following.

GPIO for button is 98.GPIO for CAN is 92.In dts file,button: gpio-keys {        compatible = "gpio-keys";        #address-cells = <1>;        #size-cells = <0>;        status = "okay";        button1: plugin-gpio {            label = "plugin-gpio";  ...

JSola.3 by Associate
  • 798 Views
  • 0 replies
  • 0 kudos

Resolved! I cannot install X-LINUX-AI 2.2

My environmentSTM32MP157C-DK2ST OpenSTLinux - Weston - (A Yocto Project Based Distro) 4.0.4-openstlinux-5.15-yocto-kirkstone-mp1-v22.11.23 stm32mp1 ttySTM0Linux stm32mp1 5.15.67 #1 SMP PREEMPT Thu Sep 8 10:32:54 UTC 2022 armv7l armv7l armv7l GNU/Linu...

AAoki.1 by Associate
  • 670 Views
  • 5 replies
  • 0 kudos

STM32MP1 read SRAM3 memory on A7 core

Hi!I am using STM32MP157C-DK2 board and I want to share memory between to processor. My idea is to update variable in the M4 core and then read it in the A7 core (linux). To do this, I create a section in SRAM3 (both cores can access) and save the va...

TArre.1 by Associate III
  • 507 Views
  • 6 replies
  • 0 kudos