STM32H563: meaning of "PLL1" on STM32CubeMX clock tree?

aika_sanshin_fromjp · ‎2024-11-07

Does anyone know what is the "PLL 1" parameter on STM32CubeMX clock tree?

I am using STM32H563 Nucleo board and found that there is "PLL1" parameter.

When I change this 0 to 1, SYSCLK was changed a little bit, 125 to 125.000122.

I would like to know why this change happen, and found the PLL1VCOSEL.

Is this bit relevant to the setting?

Let me know why the change happen and what register related to "PLL1".

Sarra.S · ‎2024-11-07

Hello @aika_sanshin_fromjp, welcome to ST Community,

This change is likely due to the fractional part of the PLL configuration. The relevant register for this setting is the RCC_PLL1FRACR (RCC PLL1 Fractional Divider Register, check section 11.8.11 in RM). The fractional part of the PLL configuration allows for fine-tuning of the output frequency, which can result in very small changes in the SYSCLK frequency.

To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.

View solution in original post

Sarra.S · ‎2024-11-07

Hello @aika_sanshin_fromjp, welcome to ST Community,

This change is likely due to the fractional part of the PLL configuration. The relevant register for this setting is the RCC_PLL1FRACR (RCC PLL1 Fractional Divider Register, check section 11.8.11 in RM). The fractional part of the PLL configuration allows for fine-tuning of the output frequency, which can result in very small changes in the SYSCLK frequency.

To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.

aika_sanshin_fromjp · ‎2024-11-27

Hello, @Sarra.S .
Thank you for the answer. I understand the setting.
Thank you so much!