Resolved! STM32MP1 DDR3L Fly-By Topology without Write/Read Leveling
Hi There,I have a question regarding with DDR3L fly-by topology suggested to use by the design guide.My understanding is that STM32MP1 does not support the write/read leveling feature suggested in the JESD standard.If my above understanding is correc...