cancel
Showing results for 
Search instead for 
Did you mean: 

STM32L010, CubeMX generates unnecessary waiting for LSE when TIMx configured as ETR2

alx
Associate

How to reproduce:

  1. Create new project in CubeMX 6.2 (in CubeIDE 1.7) with STM32L010F4P6 MCU.
  2. Select TIM2 or TIM21 properties, set clock source as ETR2.
  3. Set generation of RCC and TIM code with LL library (in Project Manager tab).
  4. In function SystemClock_Config(void) exists "while(LL_RCC_LSE_IsReady() != 1)" pattern, but LSE not used.

L051K8T6 is OK.

This discussion is locked. Please start a new topic to ask your question.
1 ACCEPTED SOLUTION

Accepted Solutions
Sara BEN HADJ YAHYA
ST Employee

Hello @alx​ ,

This issue is fixed in STM32CubeMX latest release.

V6.6.0 is now available under this Link.

Thanks for your contribution.

Sara.


In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.

View solution in original post

2 REPLIES 2
Sara BEN HADJ YAHYA
ST Employee

Hello @alx​ ,

You are right, I confirm the issue and I reported it internally to be solved. I will keep you posted with the updates.

If you issue is solved, please close this post by clicking the "Select as Best" button. This will help other members of the community find this response more quickly :)

Thanks for your contribution and do not hesitate to raise any issue/ feedback.

Sara.


In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.
Sara BEN HADJ YAHYA
ST Employee

Hello @alx​ ,

This issue is fixed in STM32CubeMX latest release.

V6.6.0 is now available under this Link.

Thanks for your contribution.

Sara.


In order to give better visibility on the answered topics, please click on 'Accept as Solution' on the reply which solved your issue or answered your question.