cancel
Showing results for 
Search instead for 
Did you mean: 

STM32 I2C SCL SDA DELAY PROBLEM

yuchong1109
Associate

Hi, I am currently using two SMT32F207 for I2C transmission (MASTER writes SLAVE). Below is my configuration and waveform diagram.
The problem currently encountered is that once the bit changes from 1 to 0 (HIGH to LOW)
The transmission of SCL and SDA will be delayed for a period of time, but this will not happen when it goes from 0 to 1. I would like to ask seniors how to solve this problem?

 

The way I connect is to connect the SCL, SDA and GND of the two pieces to each other. (PB8 is connected to PB8, PB9 is connected to PB9), both blocks use I2C1 configuration, then MASTER uses interrupt transmission, and SLAVE uses interrupt reception.

 

GPIO:

SCL:PB8

SDA:PB9

未命名.png

MASTER_I2C_CONF:

master.png

SLAVE_I2C_CONF:

slave.png 

Wave_Graph:

This situation has both ADDRESS and DATA.

69A21830-52B4-47F1-99A0-D77C79AFA942.jpg

 

Please help me answer this question, and thank you to everyone who responded.

0 REPLIES 0