FDCAN is not working in the stm32h745ziq development board?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-26 3:42 AM
Hi Team,
I am using the stm32h745ziq as my development board to develop the FDCAN. To implement this I am not able to find any example for this FDCAN to this particular board.
Can you please send me any FDCAN example program to this NUCLEO-STM32H745.
Best Regards
sm.
Solved! Go to Solution.
- Labels:
-
FDCAN
-
STM32H7 Series
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-26 5:32 AM
Port one from the H7 DISCO or EVAL boards​
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-26 5:32 AM
Port one from the H7 DISCO or EVAL boards​
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-26 10:29 PM
Hi @Community member​
Thank You for your reply,
I Tried doing that ..taken code from the EVAL board examples and modified but still no result from the RX buffer side ..
Is there any hardware jumper pins need to fitted or any SB pins need to open (or) close.
Could you please help me on that.
Thank You.
BR
SM.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-27 8:41 AM
Well there are schematics for all the boards, so you should be able to trace the pins from the IC to the headers.
Reception? Perhaps clocking sources, the NUCLEO-H7 should clock from the ST-LINK device, and you'd need to double check the HSE_VALUE vs clock source, or perhaps use an 8 MHz crystal to be on-frequency. The ST-LINK/V3 generates non-ideal sources, ie 25 MHz / 3 (8.33 MHz), would probably pick PLL factors carefully.
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2022-09-27 9:22 PM
Hi @Community member​
Thanks for the reply..!
I taken the example from the other board but still I am using the 8 Mhz clock.
I think clock is clear because I generated base code for this h7 board Except the clock and I modified according to the example one.
But still I am not getting the data into the RX buffer.
I am confusing about the hardware that still any modifications needed at the hardware side.
Please hep me out.
Thanks & Regards
sm
