cancel
Showing results for 
Search instead for 
Did you mean: 

About FAQ: STM32H7 SRAM/Backup SRAM content is not preserved after reset

Gpeti
Senior II

Hello,

Since several weeks I had program loading issues using Lauterbach Trace32 debugger on a STM32H753.

It came out it is due to the issue described here: https://community.st.com/t5/missing-articles/faq-stm32h7-sram-backup-sram-content-is-not-preserved-after/m-p/49291

Basically one 16 bits instruction of my code does not "fill" a whole SRAM word (as explained in the FAQ) and so it is written in the RAM cache and not in the real RAM.

When the debugger does a reset after the loading, this instruction is lost.

I have several questions:

- I feel that the issue should occur with any debugger and on any software. How are other debugger tackling this specific issue ?

-  The FAQ states that: To flush this cache after "word-unaligned" access, there are two options: perform other "unaligned" access to other SRAM word, perform read and write aligned operation on the same SRAM word as the last access. From my trials I think it should be: perform other write unaligned access. I noticed a read unaligned access is not sufficient. Could you confirm ?

 

0 REPLIES 0