2024-09-05 10:24 AM
2024-09-17 05:50 AM
Hello @Andrew Neil @Tesla DeLorean @AScha.3
Sorry for my late replay, I just received this answer from the concerned person:
" The switch is only impacting GPIO source capabilities. No limitations if IO is set in output low level."
Best Regards.
STTwo-32
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2024-09-05 10:37 AM - edited 2024-09-05 10:39 AM
Hello @Andrew Neil
As it is mentionned on the 3rd line of the note on the screenshot:
"These GPIOs must not be used as current sources (e.g. to drive an LED)." For Curent sink, i will check this and get back to you ASAP.
Best Regards.
STTwo-32
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2024-09-05 10:47 AM - edited 2024-09-05 10:52 AM
Good question, the P/N gates probably the same size, but the ground ring is probably more robust, and not gated like VDD/VBAT path
I'd tend toward it being Ok, but will watch for the official response.
Slack pins for LEDs, the PA13/PA14 often can be used and still facilitate debug connectivity if the code is aware.
2024-09-05 10:57 AM
plus the reason stated for the limitation is that these pins are fed "through the power switch", and that's what limits their sourcing capabilities.
I presume this is "the power switch":
On that basis, if it's the whole story, sinking should be OK ... ?
"the switch only sinks (sic?) a limited amount of current" sounds like a typo, though?
2024-09-05 01:18 PM - edited 2024-09-05 01:36 PM
>>plus the reason stated for the limitation is that these pins are fed "through the power switch", and that's what limits their sourcing capabilities.
What's gating it, or how robust the wiring/metalization is feeding it across the die.
That was definitely my "hot-take" on the documentations wording, and that the return-path on the common VSS side was significantly more substantial, and not switched/gated.
The geometry of the IOCELL's transistor might also be smaller/slower, I vaguely recall a +/- 3mA specification in some STM32 family docs.
2024-09-05 01:31 PM - edited 2024-09-05 01:33 PM
Sinking some mA ( < 3 mA ) should be ok...is done on all these blue-pill boards, so if thats a problem, you could see thousands of "my blue-pill died..." messages ;
But for a 100% reliable design, i would use these pins only as inputs - if possible.
2024-09-05 01:38 PM
Yes the design that sank a thousand ships..
2024-09-17 05:50 AM
Hello @Andrew Neil @Tesla DeLorean @AScha.3
Sorry for my late replay, I just received this answer from the concerned person:
" The switch is only impacting GPIO source capabilities. No limitations if IO is set in output low level."
Best Regards.
STTwo-32
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2024-09-17 05:54 AM
Thanks - it would be helpful if that could be clarified in the datasheet.
2024-09-17 05:55 AM
@Tesla DeLorean wrote:the design that sank a thousand ships..
But I only want to sink a dozen milliamps - to light my LEDs!