cancel
Showing results for 
Search instead for 
Did you mean: 

PWM output synchronization problem

Lyu.1
Associate II

Hi,Master:

​Platform: STM32F301K8U

CPU clock frequency:72M

As shown in the figure, the original analog video signal (PA7 pin) is compared with DAC1_CH1 through a comparator, and a pulse sequence with a slightly changed duty cycle and period is output. ).

my question:

How to control PA8 (or PA9 / PA10) to output a pulse sequence that is inverse to this pulse sequence, but the phase shift should not exceed 0.25us? I now capture the input of PA3 and control the PWM output of PA8 in its interrupt, resulting in the output waveform always being slower than PA2 (much greater than 0.25us).

Thank you very much.

12 REPLIES 12

Hi,​ berendi

Your idea helped me, I have solved this problem very well, thanks again for your help, best wishes to you.

Ok thanks for sharing.

ok,thanks again for your help.​