2024-01-18 07:18 PM
Hello Team,
We are considering STM32H562ZIT3QTR MCU for our design. There will be two Microcontroller in our design.
MCU consists of one Octal SPI Interface. Can other Microcontroller be interface with STM32H562ZIT3QTR through Octal SPI or we can only interface flash memory?
Regards,
Kadam
Solved! Go to Solution.
2024-01-19 02:18 AM
Hello @kadam ,
For communication, the OCTOSPI can only be used as master only, it cannot be a master and slave like SPI. Please take a look to RM0481 Section 23 Octo-SPI interface (OCTOSPI).
Note that, the OCTOSPI interface supports the XSPI (JEDEC251ES) standard compliant feature. If the device (not only memory) supports this standard, so, you can interface this device with OctoSPI. But, it is necessary to check the compatibility of the command between the OCTOSPI interface such as command order (Instruction phase, Address phase, Alternate-byte phase, Dummy-cycle phase, Data phase) and the bytes number for each command.
For MCU to MCU communication, I advise you to use SPI interface.
Thank you.
Kaouthar
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2024-01-19 02:18 AM
Hello @kadam ,
For communication, the OCTOSPI can only be used as master only, it cannot be a master and slave like SPI. Please take a look to RM0481 Section 23 Octo-SPI interface (OCTOSPI).
Note that, the OCTOSPI interface supports the XSPI (JEDEC251ES) standard compliant feature. If the device (not only memory) supports this standard, so, you can interface this device with OctoSPI. But, it is necessary to check the compatibility of the command between the OCTOSPI interface such as command order (Instruction phase, Address phase, Alternate-byte phase, Dummy-cycle phase, Data phase) and the bytes number for each command.
For MCU to MCU communication, I advise you to use SPI interface.
Thank you.
Kaouthar
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2024-01-19 04:46 AM
Or use a CPLD or FPGA to act as an interposed or mailbox type device between the two cores.
Perhaps FMC and FIFO memory device(s) or Dual Port RAM?
2024-01-29 08:37 AM
Hello @kadam ,
Has your request been answered?
If you need further clarification, please do not hesitate to share it 🙂.
Thank you.
Kaouthar.
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.