I am currently trying to implement Interrupt-based SPI communication. I was looking through the examples given by STM and came across a line that enables the above-said cache. I was wondering what advantages it confers?
Pro is generally faster execution of code by processor, con is that DMA doesn't access the cache thus data coherency between D-cache and the RAM used by DMA is not automatic.
