cancel
Showing results for 
Search instead for 
Did you mean: 

SSI Implementation

ATal.1
Associate II

Hello,

We are using STM32G431KBU6, and we would like to incorporate Hardware SSI, i.e. send data via DMA, or at least send every 32 bit chunk via DMA.

So far we were only able to do implement Software SSI (an interrupt per host clock).

Your advice is appreciated.

Thanks,

Avi Tal

5 REPLIES 5

What is SSI?

JW

Master or slave?

Why can't this be pulled out using SPI?

JW

ATal.1
Associate II

Slave.

Maybe it can, but SSI has Monoflop time which creates a problem

Connect the clock also to a timer's CH1 or CH2, use its slave-mode controller in combined trigger/reset mode. That timer would be your "monoflop". Set that timer to one-pulse mode, and set its period (ARR) to the required "monoflop" time, enable Update interrupt from that timer and handle the SPI in that interrupt.

JW