cancel
Showing results for 
Search instead for 
Did you mean: 

STM32h745 ADC+DMA in cortex M4 continuous in Busy state

MDeva.1
Associate II

Hello,

I am working on STM32h745 controller. In cortex M4 I enable two ADC3 channels. Read the ADC value using DMA method. Only one time I get the ADC value after that it shows busy. Also I changes the sampling time, but no effect. But that ADC3 channels properly work in cortex M7 using DMA method.

0693W00000aHoFdQAK.png0693W00000aHoFsQAK.png0693W00000aHoGMQA0.png0693W00000aHoFxQAK.png0693W00000aHoGRQA0.png0693W00000aHo4dQAC.pngCan you please help me.

4 REPLIES 4
FBL
ST Employee

Hello @MDeva.1​,

Based on your configuration, you need to configure SRAM4 to store peripheral input/output data in D3 domain.

To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.

But how I can store in SRAM4, in Cortex M4 in flash.ld there is only one RAM

0693W00000aHtucQAC.png

According to the reference manual, SRAM4 is the only RAM accessible by BDMA and ADC3.

0693W00000aHxdPQAS.pngI guess the linker for FLASH CM4 in IAR is correct. I will check the missing memory area in CM4 and get back to soon.

To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.

In cortex M7 I read the ADC3 is working properly but when I tried to CM4 it goes in busy state.