cancel
Showing results for 
Search instead for 
Did you mean: 

712 BSPI end of transmission

jkim71
Associate II
Posted on November 07, 2007 at 21:34

712 BSPI end of transmission

1 REPLY 1
jkim71
Associate II
Posted on November 07, 2007 at 21:34

I am using STR712 as SPI master.

And to receive from slave I have sent null word to activate clock.

I have to assert /CS of slave to make slave send data. /CS is GPIO of micom.

And I have no idea when I should deassert /CS.

I have tried to use Transmission fifo empty or Transmission fifo not empty flag but thess flags only reflect state of FIFO.

When last word is transmitted, transmit buffer is empty but the word is still being sent in shift register.

So using TFE or TFNE can't solve this problem.

Should I use some delay to do this?

Please help me solve this problem.

Thanks.