cancel
Showing results for 
Search instead for 
Did you mean: 

FIFO Undderrun issue in STM32H757 Eval board

RRaj.1
Associate II

Hi Guys,

Quick question. We are using STM32H757Eval board for an application. We are not using in-built DSI display, instead, we use RGB display of size 1024*768. We are using 32bpp and transmitting RGB via LTDC. As per the datasheet, the maximum permitted resolution is 1024*768 and we are using the maximum. While triggering the display with image data, we are getting FIFO underrun issue. DMA2D configuration seems to be fine and we are using external SDRAM in this case. I am bit confused why FIFO underrun is been triggered repeatedly in spite of plenty of buffer memory in SDRAM.

Since our application is heavy, we are using quad SPI flash memory. Will the parallel access of SDRAM and qspi flash create any bandwidth issues? Does anyone got similar issues?

0 REPLIES 0