About Claude

Claude · 2024-06-27

I have an application using the XL function, it works fine, no issues.Now I need to read the gyroscope output data.After I finish configuring the registers:CTRL9_XL 01INT1_CTRL 03INT2_CTRL 06CTRL1_XL 30CTRL2_G 32CTRL3_C 04CTRL6_C 80CTRL8_XL 00MD1_CFG...

Claude · 2024-03-21

I am using the STM32U575xx and found stackoverflow questions regarding the DWT->CYCLCNT.c - STM32 - How to enable DWT Cycle counter - Stack Overflow I tested this and it works fine, but I'd like to have documentation aside from the header file.I'd li...

Claude · 2024-03-20

I am trying to make a sleep function that accepts a uint16_t argumentin microsecond.I wanted to use DWT->CYCCNT, but it seems the counter remains frozen.Obviously, I read the DWT_CTRL_CYCCNTENA_Pos from ->CTRL and the bit is set, therefore enabled.I ...

Claude · 2024-03-20

I noticed the CYCCNT register is accessible from multiple header files.That register is defined as part of the DWT_Type structure.That structure definition is repeated in many header files:core_armv8mbl.h, core_armv8mml.h, core_armv81mml.h, core_cm3....

Claude · 2024-06-27

Additional note: I never get INT2, only INT1.I use the I2C interface

Claude · 2024-03-21

For future reference, documentation for LAR (Lock Access Register) can be found here:CoreSight Trace Memory Controller Technical Reference Manual r0p1 (arm.com)

Claude · 2024-03-21

When I visit this:the PDF gives me no hit for LAR. However DEMCR is documented. Thanks

Claude · 2024-03-20

I'll look-up the LAR register, thanks for the tip.I do have free timers, but the product I am working on already had EMC EMI performed, I wouldn't want to add a timer if I could avoid it Thank you.

Claude · 2024-03-20

I ended up with this header file#include "../Drivers/CMSIS/Device/ST/STM32U5xx/include/stm32u5xx.h"

User statistics

User Activity

ISM330DHCX GDA only set once

Where can I find documentation for CoreDebug_DEMCR_TRCENA_Msk

STM32U575xx CYCCNT does not change, even with CYCCNTENA=1

Header file to include to access the CYCCNT register on STM32U575xx?

Re: ISM330DHCX GDA only set once

Re: Where can I find documentation for CoreDebug_DEMCR_TRCENA_Msk

Re: Where can I find documentation for CoreDebug_DEMCR_TRCENA_Msk

Re: STM32U575xx CYCCNT does not change, even with CYCCNTENA=1

Re: Header file to include to access the CYCCNT register on STM32U575xx?