Skip to main content
Associate II
March 21, 2024
Solved

Where can I find documentation for CoreDebug_DEMCR_TRCENA_Msk

  • March 21, 2024
  • 2 replies
  • 1779 views

I am using the STM32U575xx and found stackoverflow questions regarding the DWT->CYCLCNT.

c - STM32 - How to enable DWT Cycle counter - Stack Overflow

 

I tested this and it works fine, but I'd like to have documentation aside from the header file.

I'd like to learn more about

1. CoreDebug->DEMCR bits

2. ITM->LAR

Best answer by Claude

For future reference, documentation for LAR (Lock Access Register) can be found here:

CoreSight Trace Memory Controller Technical Reference Manual r0p1 (arm.com)

 

2 replies

Tesla DeLorean
Guru
March 21, 2024

ARM Technical Reference Manuals for the processor core

To a lesser extent ST's Programming Manuals

 

Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
Tesla DeLorean
Guru
March 21, 2024
Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
ClaudeAuthor
Associate II
March 21, 2024

When I visit this:the PDF gives me no hit for LAR.

 

However DEMCR is documented. Thanks

ClaudeAuthorBest answer
Associate II
March 21, 2024

For future reference, documentation for LAR (Lock Access Register) can be found here:

CoreSight Trace Memory Controller Technical Reference Manual r0p1 (arm.com)