cancel
Showing results for 
Search instead for 
Did you mean: 

Where can I find documentation for CoreDebug_DEMCR_TRCENA_Msk

Claude
Associate III

I am using the STM32U575xx and found stackoverflow questions regarding the DWT->CYCLCNT.

c - STM32 - How to enable DWT Cycle counter - Stack Overflow

 

I tested this and it works fine, but I'd like to have documentation aside from the header file.

I'd like to learn more about

1. CoreDebug->DEMCR bits

2. ITM->LAR

1 ACCEPTED SOLUTION

Accepted Solutions
Claude
Associate III

For future reference, documentation for LAR (Lock Access Register) can be found here:

CoreSight Trace Memory Controller Technical Reference Manual r0p1 (arm.com)

 

View solution in original post

4 REPLIES 4

ARM Technical Reference Manuals for the processor core

To a lesser extent ST's Programming Manuals

 

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..

https://www.arm.com/products/silicon-ip-cpu/cortex-m/cortex-m33

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..

When I visit this:the PDF gives me no hit for LAR.

 

However DEMCR is documented. Thanks

Claude
Associate III

For future reference, documentation for LAR (Lock Access Register) can be found here:

CoreSight Trace Memory Controller Technical Reference Manual r0p1 (arm.com)