This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
This widget could not be displayed.
cancel
Showing results for 
Search instead for 
Did you mean: 

How to specify the address to load Cortex-M4 firmware?

HMasu.1
Senior

I want to know how to specify the address to load Cortex-M4 firmware when U-Boot or Linux Kernel load the firmware of Cortex-M4 in Retention RAM.

And, how to specify the address to load Cortex-M4 firmware if I load the firmware of Cortex-M4 in Retention RAM and MCUSRAM separately?

In addition, if I load the firmware of Cortex-M4 in Retention RAM and MCUSRAM separately, is the swithing of RetentionRAM and MCUSRAM done by MPU without the programmer being aware of it?

1 ACCEPTED SOLUTION

Accepted Solutions
HMasu.1
Senior

I close this thread because resolved this problem myself.

H. Masuda​

View solution in original post

2 REPLIES 2
HMasu.1
Senior

Is this thread's support over...?

I would be very grateful if you could support me.

Best Regards.

H. Masuda

HMasu.1
Senior

I close this thread because resolved this problem myself.

H. Masuda​