cancel
Showing results for 
Search instead for 
Did you mean: 

LoRa Discovery Kit

Posted on April 05, 2017 at 22:40

 

 

LoRa Discovery Kit

 

STM32L072 and LoRa Discovery Kit featuring Open LoRa module by Murata using STM32L072CZY6TR MCU

 

0690X00000603YpQAI.jpghttp://www.st.com/en/evaluation-tools/b-l072z-lrwan1.html

 

Features

 

  • Ultra-low-power STM32L0 Series MCUhttp://www.mouser.com/stm32l0, Cortex® -M0+ based with 192Kbytes of Flash memory, 20Kbytes of RAM, 6Kbytes of EEPROM, LCD, crystal-less USB, T-RNG, PCROP
  • 157dB maximum link budget
  • +20dBm, 100mW constant RF output versus Vsupply
  • +14dBm high efficiency PA
  • Programmable bit rate up to 300kbps
  • High sensitivity: down to -137dBm
  • Bullet-proof front end: IIP3 = -12.5dBm
  • 89dB blocking immunity
  • Low RX current of 10mA, 200nA register retention
  • Fully integrated synthesizer with a resolution of 61Hz
  • FSK, GFSK, MSK, GMSK, LoRa™ and OOK modulations
  • Built-in bit synchronizer for clock recovery
  • Sync word recognition
  • Preamble detection
  • 127dB+ dynamic range RSSI
  • Built-in temperature sensor and low battery indicator 1.65V to 3.6V power supply

 

The AT_Slave example (creates AT modem via ST-LINK VCP) is about 41KB in size

 

  • Attached is original shipping firmware (April 2017) Ping-Pong Demo
  • Added LoraDisco_ATSlave_US915.hex a build of the example from the Cube Extensions, USA 915 MHz option selected
  • Added LoraDisco_ATSlave_US915_V111.hex a build from the V1.1.1 tree
  • Added LoraDisco_ATSlave_US915HYBRID_V111.hex
  • a build from the V1.1.1 tree w/US915_HYBRID (17-Aug-2017)
  • Added LoraDisco_ATSlave_US915HYBRID_FULL_NOT_TINY_V111.hex.zip a build using Keil native sscanf/printf w/AT+SEND fixed

 

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
62 REPLIES 62
SARTHAK KELAPURE
Associate II
Posted on December 19, 2017 at 15:19

Hello Clive,

I need quite some help with this board. I am needing three USARTS and only two available where LPUART is also taken up by vcom. I found PA0 pin which is TX but no RX available for that. Any help on this?

Posted on December 19, 2017 at 16:18

Answered here:

https://community.st.com/0D50X00009XkX25SAF

Posted on December 19, 2017 at 16:25

Free help is somewhat limited, I can't carry others commercial projects.

If I wanted 3 USART from the Murata module, I would probably configure PA9/PA10 USART1, PA2/PA3 USART2, PA13/PA14 LPUART1 (instead of SWD debug). PA0 could be used by USART4_TX as a debug output.

The pin availability is rather constrained in this design. The SX1272 Shield on a NUCLEO-144 might provide broader options.

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
julienterrier39
Associate II
Posted on December 20, 2017 at 12:09

Hello everybody,

first of all well done clive for this topic, great initiative. We did a LoRaWan network with the same end-node (i.e

B-L072Z-LRWAN1) type CLASS-A. Then we used a multitech gateway (Conduit-AEP), Senet as 'network server' and Cayenne (mydevices) as 'Application server'.

This architecture will be used only during prototype period...

According to you, is it a good idea to bring back my experience about our LPWAN on this topic?

We have only start for 3 months, for example placement of the gateway has not been optimized despite this with our demonstrator (Minimum Viable Product) 'The-Proof-Of-LoRaWan-Concept' was succes.

Posted on December 20, 2017 at 17:12

You might want to blog post your own experiences.

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
Posted on January 24, 2018 at 06:44

By TCXO enable, you need to say TCXO_VCC? Is it?

Posted on January 24, 2018 at 09:57

Possibly, the forum view is broken so hard to see the context of the question. Default board configuration powers TCXO all the time.

Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
Posted on January 24, 2018 at 10:28

Clive One wrote:

he forum view is broken so hard to see the context of the question.

Indeed.

Default board configuration powers TCXO all the time.

See the User Manual (which includes the schematic) for details ...

Posted on February 21, 2018 at 03:47

I require some guidance here folks.

My partner and I purchased a 915 MHz LoRaGo Port, mated it to a Raspberry Pi 3 and installed the Semtech

https://github.com/Lora-net/lora_gateway

and Semtech

https://github.com/Lora-net/packet_forwarder

. We found that the json parser does not parse netsed objects, so we flattened local_conf.json and now our gateway shows up with registered status OK on the North American Semtech server.

We also purchase two B-L072Z-LRWAN1 modules and prooved their operation using the ping pong code.

Now we have moved up to the End_Node code in the STM32CubeExpansion_LRWAN_V1.1.3 source tree.

We are using SW4STM32 as generally, the code compiles and works, but, not so this time.

The demonstration code is set up to run at 868 MHz.

What do we do, or what are we supposed to do to switch and compile for US 915 MHz operation?

I see the USE_SEMTECH_DEFAULT_CHANNEL_LINEUP == 1 in lora.c, and all the frequencies are 868 MHz.

Am I supposed to replace those entries below that linewith 915 MHz equivalents, and what would those frequencies be? US region is 64 channels and EU region is 8 channels.

If some kind soul would put me on the right track here, I would really appreciate it.

Posted on February 21, 2018 at 03:57

The way to switch to US915is pretty simple,

1)Right click on the project folder in Project explorer tab.

2) Go to Properties-> C/C++ General-> Paths and Symbols-> Symbols

3) Delete 'REGION_EU868' to 'REGION_US915', but I would recommend you to use 'REGION_US915_HYBRID'

You are ready to go.

NOTE:You shouldn't really make changes to the stack, as you suggested.