2026-05-19 2:25 AM - last edited on 2026-05-19 2:29 AM by mƎALLEm
Hello, ST expert
For GPIO structure, what are the differences between FT and TT mode? Are there any differences for the ESD diode and the other diode in these two modes?
BR
Yang
2026-05-19 2:31 AM
https://www.st.com/resource/en/datasheet/stm32u595zi.pdf#page=110
via: https://www.st.com/en/microcontrollers-microprocessors/stm32u595zi.html
2026-05-19 2:41 AM
Hello, Neil
I know what FT and TT means. The question is what are the differences in the GPIO structure in these two modes? e.g. the state of analog switch in the graph? or any other difference?
BR
Yang
2026-05-19 3:16 AM
Hi @Yang Yang
TT pins have clamping diodes to VDD limiting voltage tolerance to VDD + 0.3V. However, FT can tolerate 5V in input/open drain mode without internal pull-up/pull-down.
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2026-05-19 3:35 AM - last edited on 2026-05-19 3:37 AM by Andrew Neil
Hello, FBL
Does that mean there are not any differences about the internal ESD diode and the other diode(circled in the first graph) in these two modes?
BR
Yang
2026-05-19 3:40 AM - edited 2026-05-19 3:44 AM
@Yang Yang wrote:I know what FT and TT means.
But I didn't know that you know!
@Yang Yang wrote:the state of analog switch in the graph?
The graphic you posted says that there is no analogue switch in TT