They share a number of SRAM between them, please take a moment to review the memory and bus matrix diagrams in the Reference Manual.
The ITCM/DTCM RAM will be localized. You'll want to floor-plan which memories you want the linker to allocate to the M7 and M4 portions of your build.
Look at the HSEM peripheral for means of signalling between the cores.
