SSI Implementation
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 12:58 AM
Hello,
We are using STM32G431KBU6, and we would like to incorporate Hardware SSI, i.e. send data via DMA, or at least send every 32 bit chunk via DMA.
So far we were only able to do implement Software SSI (an interrupt per host clock).
Your advice is appreciated.
Thanks,
Avi Tal
- Labels:
-
STM32G4 Series
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 3:09 AM
What is SSI?
JW
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 3:25 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 4:33 AM
Master or slave?
Why can't this be pulled out using SPI?
JW
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 5:13 AM
Slave.
Maybe it can, but SSI has Monoflop time which creates a problem
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-05-18 5:23 AM
Connect the clock also to a timer's CH1 or CH2, use its slave-mode controller in combined trigger/reset mode. That timer would be your "monoflop". Set that timer to one-pulse mode, and set its period (ARR) to the required "monoflop" time, enable Update interrupt from that timer and handle the SPI in that interrupt.
JW
