cancel
Showing results for 
Search instead for 
Did you mean: 

RCC_LSCO_LSE?

SWenn.1
Senior III

I have entered the following in MX and do not see the crystal frequency on PA2....what else do I need to do here?

0693W000008xHFIQA2.bmp0693W000008xHFrQAM.bmp

3 REPLIES 3

Hello

check LSERDY flag in the RCC Backup domain control register (RCC_BDCR) that indicates if LSE is in stable condition and running

SWenn.1
Senior III

Vangelis....

The LSERDY bit is a '1'

Supposing that errata sheet does not mention such behavior,

Check first if LSCO pin is is not configured by initialization software. Leave it at POR state.

0693W000008xLZHQA2.jpgIn RCC_BDCR register check LSCOEN and LSCOSEL bits if both set.

Try to enable LSESYSEN bit and wait for LSESYSRDY to set. ( normally this is not mandatory to enable the LSE system clock)

Note that to change these bits "on the fly" , DBP bit in PWR_CR register must being set before.

Try also to redirect the LSE to MCO pin to observe the behavior.

At last check if LSESEC bit state fits to TrustZone security state of RCC.