cancel
Showing results for 
Search instead for 
Did you mean: 

How is CAN message RAM initialized/zeroed on STM32H7?

julianoes
Associate II

I have the problem that the CAN message RAM which is allocated for the acceptance filters is not zeroed out on startup.

The part of the CAN message RAM allocated for acceptance filter seems to just be random data which means that usually no CAN frames are received because the filters are not met.

If I set the size of FDCAN_SIDFC LSS and FDCAN_XIDFC LSE to 0, frames are received.

Also, if I zero out the RAM registers (starting at 0x4000AC00), it starts working.

Is my assumption wrong that this would be zeroed at startup and I need to do it manually or is there some init step that I'm missing?

This doesn't seem to be a problem for the FIFO Rx which is zeroed when I start trying to receive data.

Thanks!

0 REPLIES 0