cancel
Showing results for 
Search instead for 
Did you mean: 

Communication with interrupt between 2 cores

OADDI.1
Associate II

Hello,

I am trying to communicate with interrupt between the Cortex M4 and M7. I tested the HSEM but, maybe I'm wrong, the semaphore locks a process when it waits for it.

Thanks for you help

3 REPLIES 3
RMcCa
Senior II

One core can do a fast take and immediate​ release of an unlocked semaphore which can cause a release interrupt in the other core. No blocking, just set a flag in the isr. Also, one core can start a mdma transfer to/from f7 tcram to d2 ram and the finished mdma transfer can interrupt the other core, so there is also a nonblocking way to copy data from one to the other.

OADDI.1
Associate II

Okkk i will try, thank you very much for your fast reply !!!

OADDI.1
Associate II

Have you some examples of hsem with interrupt please ?