User Activity

Posted on November 04, 2015 at 13:14In document DocID022152 Rev 5, pinouts , Figure 16 (STM32F40x UFBGA176 ballout)- all the pins in lines F6-F10...K6-K10 is marked as VSS. But, in the following pinouts table, Table 7 (TM32F40x pin and ball definiti...
Posted on August 09, 2015 at 13:04how to force a fix 'LO'(=Vss) in a GPIO pin of stm32f4?
Posted on August 02, 2015 at 15:12Hi, I'm using the stm32f407i . BOOT0-tied to GND by 1k resistor, BOOT1 tied to VDD by an 24k resistor NRST connected by a 100nF capacitor to GND,PDR_ON is floating. We assembled several cards: part of it operates we...