I'm considering using the internal PLL to generate a clock for a precision ADC. My sample rate is low, so it's possible this may work. I need less than 50 ps RMS phase period jitter.Looking in the datasheet at the specs for PLL1, I'm having difficult...