About Markus8494

Markus8494 · 2024-02-06

Hello,I am currently developing a Bootloader for a STM32H562. The Bootloader checks, if there is a valid application present by calculating a checksum over the application area. To avoid getting ECC errors during the checksum calculation, I disable t...

Markus8494 · 2024-01-18

Hello,I am currently evaluating the STM32H562 device. This devices has an ICACHE (instruction cache) module.Does it make sense to enable both, the ICACHE module and the FLASH prefetch buffer? In the past I already worked with the G0, G4 and F4 series...

Markus8494 · 2023-04-27

I am currently implementing a UART communication on a STM32F1. As I understand from the manual, the ORE bit does block all further Rx until it is cleared but the other error flags (PE, NE, FE) do not block Rx when set.How is the behaviour of the UART...

Markus8494 · 2021-10-14

I have a very strange behaviour when using the (on-board) ST-Link debugger on the STM32G0B1 Nucleo board using the Flash Programming example contained in the STMCubeG0 package (v1.5.0).I use Keil MDK IDE v5.36, CMSIS- & STM32G0 device support package...

Markus8494 · 2021-10-11

In the datasheet (RM0444) for 512k dual bank devices, it looks like the last page of bank 1 is 127 and the first page of bank 2 is 256 (see section 3.3.1)The flash control register (see 3.7.5) says, the valid values for PNB is from 0 (page 0) to 0x17...

Markus8494 · 2024-02-14

I think I may have found the reason why it is not possible to disable the ECC double bit error NMI.In 7.9.10 of RM0481 (Rev 1) I found the following information:[...]When the ECCD the flag is raised, an NMI is generated, it can be masked in SBS regis...

Markus8494 · 2024-02-07

This is just a *test case* for my Bootloader. In normal operation, the Bootloader shall program the whole application including the application size and the checksum and it should work without any problems.But I think it is possible that, for example...

Markus8494 · 2024-01-22

Thank you all for your quick responses.@PiranhaI also usually prefer the more direct methods like the LL- or HAL library functions and/or direct register access. But I have to admit, that the CubeIDE has some features, that saved me some time in the ...

Markus8494 · 2023-05-08

thanks for the quick response.

Markus8494 · 2021-10-15

Update regarding the FLASH->SR register in case #3:If I start the debug session, the debugger automatically runs the target and halts on main().At this point, the CFGBSY flag is set (FLASH->SR = 0x0004'0000).I run until line 143 (HAL_FLASHEx_Erase fu...

User statistics

User Activity

Disable Flash ECC NMI Issue

STM32H562 FLASH Prefetch and ICACHE

UART non-blocking vs blocking error flags and data register behaviour

Debugging problems on STM32G0B1 Nucleo board in conjunction with flash memory erasing/programming

What are the correct FLASH page numbers for STM32G0 dual bank devices? It looks like there's an inconsistency between the reference manual and the Nucleo FLASH examples included in the STM32G0 Cube G0 package.

Re: Disable Flash ECC NMI Issue

Re: Disable Flash ECC NMI Issue

Re: STM32H562 FLASH Prefetch and ICACHE

Re: UART non-blocking vs blocking error flags and data register behaviour

Re: Debugging problems on STM32G0B1 Nucleo board in conjunction with flash memory erasing/programming