About CTord.1

CTord.1 · 2023-02-28

I will give you some context about what I am doing and my problem.I am using a STM32H723ZG board for a project. In this project I must sample the signal coming from an image sensor that sends the pixel values as pulses with analog amplitudes. This se...

CTord.1 · 2023-02-15

I am using a STM32H723zg board for a project and I must read analog signals so I am using one 16-bit ADC. Based on the datasheet of this microcontroller serie, the maximum ADC clock frequency is 50 MHz for BOOST = 11.However when I am configuring the...

CTord.1 · 2023-02-28

Hi @Community member,Yes, it looks like both ADCs follow the same pattern, but one has a different offset relative to the other and sometimes they have the same offset (as in the image of clause a)). Is it possible to always have the same offset for...

CTord.1 · 2023-02-20

Thanks for the answers. I reviewed the diagram in the reference manual:The input clock is divided by 2 after the multiplexer. Hence, If I undestood correctly, with a prescaler=1 and setting 100 MHz in STM32CUBEMX, the input clock frequency will be di...

CTord.1 · 2023-02-17

Thank you for the answer, could you tell me where I can find the internal architecture of the ADC where is the prescaler?

User statistics

User Activity

STM32 Strange behavior of ADCs in alternate trigger mode

STM32 maximum ADC frequency confusion

Re: STM32 Strange behavior of ADCs in alternate trigger mode

Re: STM32 maximum ADC frequency confusion

Re: STM32 maximum ADC frequency confusion