User Activity

Previous downloads and verify through JTAG worked great when processor settings were set for 16MHz sysclk. Programming with ARM Keil uVision 5.17.0.0 (ULINK2 ). Verify now fails approximately half way through.
I see that if using an external CMOS oscillator on just the OSC-IN pin that 0.3*VDD and 0.7VDD input levels or better are required. My external crystal oscillator using OSC-IN and OSC-OUT has a smaller voltage swing than 0.3VDD to 0.7VDD. Do the...
DocID024030 Rev 9 states:4. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V.Normally, I would just make changes to satisfy, but a change at present product development stage is very costly. Using LQFP144 pkg if ...