Hi,
I'm looking into introducing HMAC SHA-256 on my STM32F429 based project as part of a requirements change.
As a first go/no go, I'll need to know what is the worst case required MIPS figure and memory foot print (SRAM/FLASH) for running the algori...