Hi,Are there any restrictions on reading OTP when the Flash LATENCY is configured for 0 wait states, and the AXI clock frequency / VOS are within the required range allowed for such?With an STM32H7A3 with SYSCLK configured to HSIDIV4 (i.e. 16 MHz), V...