cancel
Showing results for 
Search instead for 
Did you mean: 

Changing the logical Level on Pin PA0 causes a peak on SDADC input (PB0 and PE9) with STM32F373CCT.

TLN_1
Associate

I work with the STM32CubeIDE.

Has got someone the same problem?

The VREF Pins have got a stable voltagelevel.

Pin PA0 is not physically connected to a device or a wire.

0 REPLIES 0