stm3f373 clock and flash latency setting

gazam · ‎2016-03-04

Posted on March 04, 2016 at 09:19

I worked with stm32f373.

To reduce power consumption I change the Hclk to 24Mhz and 48Mhz System clock.

(use AHB prescaler to /2)

But I confused by flash setting.

reference manual said that the latency is

000: Zero wait state, if 0 < SYSCLK? 24 MHz

001: One wait state, if 24 MHz < SYSCLK ? 48 MHz

010: Two wait sates, if 48 < SYSCLK ? 72 MHz

but the st library source code said that the latency is choosed by Hclk not system clock

what is correct?

and what should I consider when the sys clk different with Hclk ?

#stm32

Amel NASRI · ‎2016-03-04

Posted on March 04, 2016 at 15:21

Hi choi.gazam,

The number of wait states depends on HCLK range.

The description should be reviewed in the reference manual.

Thanks for highlighting this.

-Mayla-

To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.

View solution in original post

Amel NASRI · ‎2016-03-04