STM32F407 VDDA-VREF+ difference
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2025-06-09 2:41 AM
In the STM32F407 DS, ADC characteristics table has the following footnotes:
IMO 2. follows from 3. (which is a more stringent requirement); thus 2. is redundant and confusing.
JW
Solved! Go to Solution.
- Labels:
-
Documentation
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2025-06-17 3:14 AM
Hello,
Note 2, is related to the power-up phase while note 3 is related to the functional mode when the ADC is running.
So note 2 will be updated to mention that difference.
The proposed change:
2. When VDDA and VREF+ are supplied by independent voltage sources, during power-up phase, it is recommended to maintain the difference between VDDA and VREF+ below 1.8V.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2025-06-09 3:41 AM - edited ‎2025-06-09 3:47 AM
Hello,
This will be escalated internally for analysis and fix. Internal ticket number: 211812.
Thank you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2025-06-17 3:14 AM
Hello,
Note 2, is related to the power-up phase while note 3 is related to the functional mode when the ADC is running.
So note 2 will be updated to mention that difference.
The proposed change:
2. When VDDA and VREF+ are supplied by independent voltage sources, during power-up phase, it is recommended to maintain the difference between VDDA and VREF+ below 1.8V.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2025-06-17 11:03 PM
Thanks for the clarification.
JW
