cancel
Showing results for 
Search instead for 
Did you mean: 

LPUART Clock Instability Causing Bit Errors on STM32WLE5 using LSE

APell.3
Associate

Technical Description of LPUART Communication Error

Configuration:

  • STM32WLE5 LPUART operating with LSE (Low Speed External) clock source
  • Configured baud rate: 9600 bps
  • To measure the TX signals, a minimal firmware created by CubeMX was used to rule out software problems.

Observed Issue: When receiving large data volumes (exceeding 300 bytes), occasional bit errors are occurring. To diagnose the problem, the TX signal was analyzed using an oscilloscope while repeatedly transmitting the pattern 0x55.

Oscilloscope Findings: Significant variations in bit timing were observed. The bit frequency varied from 8.173 kHz to 11.22 kHz, representing substantial deviation from the expected consistent timing for 9600 baud.

APell3_1-1743508060134.png
APell3_2-1743508094927.png

 

Analysis: Given that the datasheet specifies an expected error rate of only 0.1%, these timing variations are abnormal. Such significant timing inconsistencies in the transmit signal would likely cause corresponding reception errors, particularly with larger data transfers, as the timing drift accumulates.

Potential Causes:

  1. LSE oscillator instability can be excluded. Was measured with LSCO and have only a drift from +- 20 Hz
  2. Clock configuration issues
  3. Possible hardware limitations when using LSE as LPUART clock source which were not mentioned? 

This level of clock instability (>30% variation) would definitely cause reception errors, as UART communication relies on precise timing between transmitter and receiver. If similar variations occur on RX, they would directly contribute to the observed bit errors.

Therefore I would be grateful for any help that can help me.

 Andreas

 
0 REPLIES 0