2026-02-06 4:32 AM - last edited on 2026-02-06 4:41 AM by mƎALLEm
May I ask how the FDCAN Message RAM offset allocation, Tx and Rx BufferElementSize can be configured on G4 Series. As in cubeMX it doesnt give me the option to like the H7 series. Or is that done automatically by the core when generating the code?
If so, could I know if it is possible to change it?
Solved! Go to Solution.
2026-02-06 5:26 AM - edited 2026-02-06 5:36 AM
Hello,
STM32H7 has the full set of FDCAN features while on STM32G4, FDCAN has been simplified and the allocation is fixed by hardware.
For example, FDCAN_SIDFC and FDCAN_XIDFC registers are not available in STM32G4 to set the filters start address.
So there is no RAM offset allocation in STM32G4 for FDCAN. No issue with HAL nor in CubeMx.
From the STM32G4 reference manual:
Which is not the case of STM32H7.
Hope it does answer your question.
2026-02-06 5:26 AM - edited 2026-02-06 5:36 AM
Hello,
STM32H7 has the full set of FDCAN features while on STM32G4, FDCAN has been simplified and the allocation is fixed by hardware.
For example, FDCAN_SIDFC and FDCAN_XIDFC registers are not available in STM32G4 to set the filters start address.
So there is no RAM offset allocation in STM32G4 for FDCAN. No issue with HAL nor in CubeMx.
From the STM32G4 reference manual:
Which is not the case of STM32H7.
Hope it does answer your question.
2026-02-06 6:57 AM
@mƎALLEm May I know what document did you quote this from?
2026-02-06 7:02 AM