2022-06-01 08:07 PM
If a non-32bit aligned address is passed to the DMA to receive data (such as 0x24000002), the received data will be placed at the aligned address (0x24000000), but I don't see this limit in the chip manual , are there extra steps to make DMA support unaligned accesses?