cancel
Showing results for 
Search instead for 
Did you mean: 

SDMMC2 on STM32H755 Nucleo PB14 Reserved

bramble
Associate III

Hi folks,

I have SDMMC1 working on CM7 on my H755 Nucleo. Now I want to migrate FAT-FS and the uSD to CM4, in which case I think I should switch to the SDMMC2 peripheral since it's in D2 domain along with CM4.

I have a some questions about this and would be grateful for advice.

Firstly, am I right in believing that although the CM4 core can access SDMMC1 via the D2-to-D1 AHB, this is going to be slower than using SDMMC2, and is any such speed penalty significant?

Secondly, assuming that I should indeed use SDMMC2, I can't do this because PB14 is reserved for LD3 whilst this is needed for D3 on SDMMC2. I see from the data sheet that I can remove R75 in order to free-up PB14, but I wonder how CubeIDE knows that I've done this, since I've tried resetting the pin (in CubeIDE) and although it let's me do this and then generates code using SDMMC2, the next time I load the .ioc I see that SDMMC2 is showing as not available and has been unchecked.

Finally, why can't I use SDMMC2 in 1-bit mode, since PB14 is used for D3: which appears to be a good choice that allows people to retain LD3 if they only need 1-bit SDIO mode for SDMMC2. Might this be a bug in CubeIDE?

Thank you

0 REPLIES 0