How GPIO speed is implemented on hardware lvl
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-11-14 7:17 AM
Hello! I need to know how GPIO speed control is implemented. Unfortunately, no information was found in the documentation. All that is known is that the signal front is growing faster or slower, but why? I need some hardware schematic or diagram etc., to understand how it works, how it implemented.
Solved! Go to Solution.
- Labels:
-
GPIO-EXTI
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-11-14 8:19 AM
GPIO current is determined by the width of the output trannsistors and slew rate is controlled by a capacitive feedback to the gate of the driving transistors driven with a resistance. GPIO setting switch these parameters, but there is no need for ST to show what they do actual. These are hardware principles used often, and you will find explanation on the net with some digging.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2021-11-14 8:19 AM
GPIO current is determined by the width of the output trannsistors and slew rate is controlled by a capacitive feedback to the gate of the driving transistors driven with a resistance. GPIO setting switch these parameters, but there is no need for ST to show what they do actual. These are hardware principles used often, and you will find explanation on the net with some digging.
