What is the sampling frequency of the internal ADC in H3LIS331DL?

[Vikram baliga]

Posted on April 17, 2018 at 10:44

From the datasheet ''..This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.'' I would want to know at what rate this measurement is done. The maximum data rate of output to the user is 1 kHz. Which means ADC measurements performed must be at an higher rate inside the IC. Is it possible to know the sampling frequency of this internal ADC and also the type of ADC used? 

Is the type of ADC used integration ADC since 'charge integration' is mentioned? More detailed explanation is required in these aspects. Please help..

https://community.st.com/tags♯/?tags=h3lis331dl%20working

‌  

https://community.st.com/tags♯/?tags=h3lis331dl

 #h3lis331dl-working #h3lis331dl

[Miroslav BATEK · Accepted solution]

Posted on April 17, 2018 at 12:39

These information cannot be share on the forum.