cancel
Showing results for 
Search instead for 
Did you mean: 

SPC58EC, The chip is reset when HSM starts Host. How to find the reason?

weizg
Associate

I have written the HSM DCF client , including "HSM Enable" and "BAF wait HSM handshake". So the host will not start until HSM releases the start flag.

But, if I let HSM delaying for more than 1.5s before releasing the flag of starting the Host, the Host will not start, or it will only start after the chip is abnormal reset several times, and this process lasts for more than 10 seconds.

 

About the watchdog of BAF, I checked that SWT2 was not enabled while HSM was delaying. This is the register content of SWT2: 

weizg_0-1731389788275.png

weizg_1-1731390440592.png

 

About the RGM_DES, after the abnormal reset, it shows 'A software destructive reset event has occurred'.

weizg_3-1731390544459.png

 

I don't know the specific reason for the reset and how to solve it, please help me answer.

Thanks.

 

1 ACCEPTED SOLUTION

Accepted Solutions
weizg
Associate

I found the reason myself...... When HSM writes the HSM2HTS register at will at startup, it will cause problems in BAF, and then reset and restart.

HSM needs to wait for a long time to finish its work, because when it started, it was running in DRUN mode, at which time the clock was only 16M, and after the Host started, it was 90M, so it seemed to run slowly.

View solution in original post

1 REPLY 1
weizg
Associate

I found the reason myself...... When HSM writes the HSM2HTS register at will at startup, it will cause problems in BAF, and then reset and restart.

HSM needs to wait for a long time to finish its work, because when it started, it was running in DRUN mode, at which time the clock was only 16M, and after the Host started, it was 90M, so it seemed to run slowly.