Solved

..

I have a structure, that came from the hardware manufacturer for an encoder. The data is in most cases 16-bit words. Some times it is a 16-bit word with a bit field, sometimes it is a 32-bit variable and sometimes it is a 48-bit variable or a 64-bit variable. So I built the structure, it should be 44 16-bit words or 88 bytes. When I checked the size it was 100 bytes. That indicated it was inserting bytes in the structure. Fortunately there is such a thing as __packed attribute. I inserted the __packed attribute and I got warnings that the packed attribute was being ignored. Then I realized I had to say packed everywhere. So I put it everywhere I could think of, and I got no more warnings!Unfortunately that did nothing. The structure is still 100 bytes not 88 bytes.So I concentrated on the first place it gets off.Here is what the code looks like:typedef __packed union { uint8_t byte; __packed struct { uint8_t start_address:4; uint8_t end_address:4; }; } OEM_COMP_MEMORY_STRUCT; &

If I open cubemx using the terminal., I can find log messsge like: ThirdPartyUpdaterWithRetryManager:70 - Updater plugin not ready yet. [12/15]. Finally, cubemx reports IntegrityCheckThread:98 - exiting critical section [integrity check]. And It was stuck on the cover of cubemx.PS: I using Apple M1 Pro on macos 13.0.1 (22A400)

Looks like serious regression from 1.10.1. Steps to reproduce: Select STM32F401 or F411 MCU, Enable FreeRTOS. The generated main() function in main.c file does not contain the section creating the FreeRTOS objects (task, queues, etc.). Instead, the comment from the beginning of main.c is repeated where this section should be. CubeIDE 1.10.1 (also 1.9) with 1.27.0 F4 package generates the correct project.

..

Is there a Windows PC app that can read/write ST25DV04KC memory using a generic ISO15693 USB reader such as the Omnikey 5022? I've tried wakdev nfctools, it can see the tag but can't read memory. ST25PC-NFC uses an expensive Feig reader, I'm looking for a low cost solution for our field engineers.Many thanks

PM0056, Rev 6, page 105, Table 33. STM32 core peripheral register regions,Nested vectored interrupt controller;twice ?0xE000E100-0xE000E4EF Nested vectored interrupt controller0xE000EF00-0xE000EF03 Nested vectored interrupt controller 

Hiya, I'm a bit of an NFC newbie, looking for advice on which NFC Reader IC to use, ST25R3911B or ST25R95.We have a product that uses a ST25DV04KC tag for config data, and I'm designing a handheld tool for configuring these products. Pretty basic stuff, the tool will read and write the ST25DV04KC eeprom. However we're also hoping to do firmware updates of the target (product) micro via NFC, I guess using a bespoke bootloader in target, and ST25FTM library code. The tool's micro is STM32F412, target product STM32G030, sw dev using STM32CubeIDE etc.. Just wondering which reader chip will be the easiest to get up and running? I'm looking at the ST25R3911B just cos I have the X-NUCLEO-NFC05A1 board. But the ST25R95 looks simpler, cheaper and more widely available. STSW-ST25R-LIB appears to support both.Any advice gratefully received, I'm on a steep learning curve ;)

For everyday work I use ST-LINKs. Recently a customer gave me a JLINK for a board with a new QSPI flash chip, for this chip I could not find a ready external loader.Nevertheless the J-Flash software can program this chip, knowing only the the MCU and QSPI pins.It does this probably by decoding the built-in parameters table of the flash.Can CubeProgrammer do the same?Or is there already a smart QSPI flash programmer that works with ST-LINK?

Hi! I am working with STM32F722VET which has 3 i2cs in total. But in the HAL file \STM32F7xx_DFP\2.15.1\CMSIS\Driver\I2C_STM32F7xx.c there are function calls related to I2C4.For example, on line 1153: else /*(i2c->reg == I2C4)*/{ __HAL_RCC_I2C4_CLK_ENABLE(); }The __HAL_RCC_I2C4_CLK_ENABLE() macro is not defined in stm32f7xx_hal_rcc_ex.h so the project cannot be compiled.I'm using Keil with its device package manager and classic configuration (no cubeMX). Maybe I should include something to solve this problem?

Dear Sir,In st25r3916 datasheet, VDD and VDD_TX is not connected togather.But in X-NUCLEO-NFC06A1 circuit schematic, it seems that these twopins are connected togather, but there is a X sign in schematic as shownin attached figure. could you like to confirm this connection for us? VDD and VDD_TX should be connected or not for normal application?best regardsDai Sai

Reference manual RM0453 and AN5457 - Rev 2 give some info on optimal PA and TxParm settings but the data is incomplete and appears to be inconstant. For example, Table 2 of AN5457 says for RFO_HP, +14dBm set paDutyCycle to 0x2 and TxParms to 14. The ref manual Table 35 says for RFO_HP, +14dBmset PaDutyCycle to 0x02 and Txparms to 0x16 (dec 22)So do I set Txparms to 14 or 22?paDutyCycle for +15dBm RFO_LP are also inconsistent. The ref manual says 0x7 and the ap-note says 0x06.Further the tables are incomplete. For example, under HP only settings for output powers of 22,20,17,14 are provided. I tried to interpolate between values but had issues there. And guidance for power lower the 10 (LP) and 14 (HP) dBm are missing.Is there a document or guidance with more complete information? Which tables should I believe? The Reference manual or the Ap-Note? What settings should I use (for example) for LP at 5dBm or other powers below 10/14 dBm. Maybe for powers below a certain value just set paCo

Hi,i am using macOS to flash an STM32F411RE.It is recognized, the mass storage shows up, but whenever i try to flash it using ArduinoIDE, it exits with code 3: STM32F411RE not found.Does anyone know how to fix this?Thanks in advance.

I have 11 boards of our prototype with the STM32L4A6AGI6 (i.e. 169 BGA) assembled. 5 of them work fine. The other 6 eventually loose debugging connection. It doesn't happen immediatelly i.e. I'm still able to run a few lines of code but then it resets unrecoverable for the debug session (i.e. I have to restart the entire debug session. Soft reset doesn't work).I can also measure the NRST (Pin H3) line that is pulled down caused by any internal mechanism (Unhandled interrupt?).To investigate what line of code is causing the eventually occuring reset I started to place a "while(1);" and checked, if I still can pause and then run again without the debbugger loosing its connection.This lead me to the following code section:core_cm4.hSysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |     SysTick_CTRL_TICKINT_Msk |     SysTick_CTRL_ENABLE_Msk;  Removing the "SysTick_CTRL_TICKINT_Msk" my "while(1);" after that line will continue to

NUCLEO-U575ZI-Q  is based on a STM32U575ZIT6Q in LQFP144 package. A diagram on page 98 of the datasheet shows PC5 (pin 45), PB12 (pin 73), and PC4(Pin 44). None of these I/Os are exposed on the connectors of the NUCLEO-U575ZI-Qhttps://www.st.com/resource/en/datasheet/stm32u575zi.pdfSchematic diagram of the NUCLEO-U575ZI-Q doesn't even show these three I/Os:https://www.st.com/resource/en/schematic_pack/mb1549-u575ziq-c03_schematic.pdfFurthermore, schematic of the NUCLEO-U575ZI-Q shows STM32U575ZIT6Q with several pins labeled incorrectly. For example, Pin 33 is labeled PA0, while the datasheet of the IC shows PA0 at pin 34. There are several problems like this.

Today I attempted to update ISM43362 WiFi module firmware on my new B-L475E-IOT01A board.I downloaded this firmware update utility, dedicated for my board from ST site and followed the steps in the README file. The process uses Cube Programmer CLI and has three stages:Programming the bootloader passthroughErasing the Inventek WiFi firmwareProgramming the Inventek WiFi firmwareThe first stage completed OK, but the second and the third stages failed.ISM 43362 WiFi module is no longer recognized.What is alarming is that at the second stage wrong Cortex core and ChipID is detected. See the attached scrsht. It seems like ST published the wrong bootloader, meant to be used for STM32F2xx MCU, instead STM32L4xx.Please help, I am screwed :\

We don't use PMIC so we remove vmmc-supply = <&v3v3>; in device tree.what should be in vmmc-supply if we connect SD_VDD constantly to 3.3V, no pmic? Many thanks

I am using custom designed board having STM32H745BIT6 and 25MHz external crystal with LDO and SMPS pins connected as seen in attached snippet.I have created, compiled new STM32 project using CubeIDE and CubeMX software for LED blinking.Attached .IOC file for same as well.Mainly I don't know about which supply source to select in POWER parameters under RCC section as per my custom board pin connection.

I'm trying to erase a Flash Page of from my firmware Application with STM32L4R5 using the function 'HAL_FLASHEx_Erase()'. The Application Presence Key is stored in this page. It needs to be erased by the Application to activate the Bootloader (this is not the internal Bootloader) in Firmware Update mode.The test code is copied below. It works properly if it is in the main() function of the Bootloader. However, erasing the page fails if the code is in the main function of the Application. The function returns ‘HAL_ERROR’ and the flashStatus is not 0xFFFFFFFF as it should be.Does anybody know if I’m missing something here?FLASH_EraseInitTypeDef EraseInitStruct; // Flash Page Erase Structure uint32_t flshStatus = 0; // Flash Page Erase Status   // Flash Erase Structure Init EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; EraseInitStruct.Banks = FLASH_BANK_2; // Bank 2 EraseInitStruct.Page = 255; // Last Flash Page EraseInitStruct.NbPages = 1; // One Page   // Unlock FLASH Con

Hello community,We are using STM32WL V1.2.0 to develop an application based on the example application "LoRaWAN_End_Node_FreeRTOS". Board: Nucleo-WL55JC1. The example application works.However, as soon as we add the function "osDelay(2000)" in a thread, the application gets stuck in tasks.c, line 2581:configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );Steps to reproduce: LoRaWAN_End_Node_FreeRTOS, lora_app.c, line 439: add code: APP_LOG(TS_ON, VLEVEL_M, "before osDelay(2000)\r\n"); osDelay(2000); APP_LOG(TS_ON, VLEVEL_M, "after osDelay(2000)\r\n");We suspect that the ticks are not updated correctly, so that after waking up from sleep, configASSERT() is hit because the system thinks it has missed xNextTaskUnblockTime.When using FreeRTOS timers osTimerNew(), osTimerStart(), the same happens. The original example application uses neither osDelay() nor osTimerNew(), but only osThreadFlagsWait/Set() functions, and therefore works fine.FreeRTOS configuration: as in th

I am using the STM32WLE5, and periodically entering and exiting STOP2 mode. The VBAT is connected directly to VCC. I set PWR_CR1_DBP on system initialization, and assume it should not change. On exiting stop mode, sometimes the DBP bit is randomly cleared - causing subsequent writes to the RTC to fail.My code below is my stop mode entry routine, and I observe the DBP bit being cleared directly after stop mode. Note I have disable IRQ's to eliminate the possibly of this being cleared during an ISR.void CORE_Stop(void) { CRITICAL_SECTION_BEGIN(); HAL_SuspendTick(); MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2); SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);   if (!(PWR->CR1 & PWR_CR1_DBP)) { // This never occurrs __BKPT(); }   __WFI();   if (!(PWR->CR1 & PWR_CR1_DBP)) { // This seems to occurr randomly __BKPT(); }   CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk); CLK_InitSYSCLK(); // Equivilent to SystemClockConfig HAL_Resu

In a Webinar I saw Eval boards with NFC wireless charging which I am looking for but I can't find them.Where can I buy the NFC wireless charging Eval boards that are shown in the picture?Are there any schematics/ ressources files for this board?Is there a NFC wireless charging IC from ST or other manufacturers?

DMA transfer is not working, despite everyhing being setup correctly at first glance. Does anyone know what else could be wrong?DMA1->CCR5: is enabled (EN), MSIZE is 32bit, PSIZE is 32bit, mem. inc enabled, per. inc disabled, circ mode enabled, DIRection is per -> mem,DMA1->CNDTR5: 1 (transfer one unit)DMA1->CPAR5: set to the TIM5->CNT addressDMA1->CMAR5: set to uint32_t variable in ramDMAMUX->C4CR: DMAREQ_ID is 60 (TIM2_UP as per RM, table 91), DMA1->CCR5 DMA1->CNDTR5DMA1->CPAR5DMA1->CMAR5DMAMUX->C4CR TIM2

I'm looking for an ARM based MCU that will handle IC configuration on a board in development. Really just need a full breakout for bench testing. I need it to handle at least 6 SPI lines. Comparing available NUCLEO boards to product selector I found that STM32F429ZI supports up to 6 SPI lines and NUCLEO-F429ZI is available. Can anyone confirm is NUCLEO-F429ZI support all 6 SPI lines?Hoping to use dedicated hardware lines, but open to other alternatives e.g mux, ect.

Hello,In our application we've found quite big differences in ODR between different samples of the ISM330DHCX and also for different modes:For example if setting the ODR to 416 Hz we measure > 440 Hz. Furthermore when only ACC is active the ODR is 440 Hz, when GYR and ACC are active the ODR drops to 425 Hz. Is there any way to connect an external clock source or to somehow synchronize the ODR to an external clock? What are the specifications for ODR deviations for ISM330DHCX and LSM6DSOX for example? Is there any way to make ODR more stable?Thank you!