There is glitch when accessing timer registers using DMA- Halfword memory to halfword peripheral DMA transfer- DMA target is TIM15->DMAR, configured to write ARR register.- TIM15 dithering enabledUnder these conditions, bits from ARR[3:0] will end up...