Posted on August 27, 2016 at 14:51Hello,Since ST have consistently failed to fix the synchronous memory read bug, I am thinking about using async access to an FPGA, with continuous clock FMC_CLK.The ST datasheets give no timing info at all in this r...