Using the STM32WB55 SoC we are wondering, if it is possible to protect the shared RAM and FLASH memory from unintended access by CPU2 (the BLE and security dedicated M0+ core). As a minimum requirement we would need to be able to detect such violatio...