Hi,I am configuring TIM1 to generate interrupt via MX and I can see that the ISR for TIM1 break is added to the code.But the interrupt never triggers. I know that break from comparator does happen, but no interrupt!Does anyone know what could be wron...