The issue being addressed is synchronous sampling of an ADC over SPI with a STM32G474 operating as the SPI master.  The phase noise is material and can not tolerate cycle to cycle jitter.  The ADC bases its timing from the falling edge of the slave s...